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Inspired by recent experimental realizations and theoretical simulations of thin silicon
nanowire-based devices, we perform proof-of-concept simulations of junctionless gated Si nanowire
transistors. Based on first-principles, our primary predictions are that Si-based transistors are
physically possible without major changes in design philosophy at scales of 1 nm wire diameter
and 3 nm gate length, and that the junctionless transistor avoids potentially serious difficulties
affecting junctioned channels at these length scales. We also present investigations into atomic-level
design factors such as dopant positioning and concentration. © 2010 American Institute of Physics.
doi:10.1063/1.3478012
As the semiconductor technology roadmap nears its end,
more and more fundamental changes are becoming necessary
to design transistor devices. Short-channel effects1–3 degrade
subthreshold slope, aggravate drain-induced barrier lower-
ing, and limit overall performance. In response, designs us-
ing more gates and thinner channels to enhance gating con-
trol and alleviate these effects are becoming popular.1–3
Other proposals3,4 for ultrashort-channel transistors include
tunneling field-effect transistors FETs and impact ioniza-
tion FETs, but all of these require precise control of dopant
positioning to arrive at a profile that includes junctions, for
example, p-i-p, p-i-n, etc.
However, junctionless nanowire transistors were recently
fabricated with a trigate electrode structure.5 These nanowire
transistors have a thickness of a few nanometers and channel
length of 1 m. This design, essentially a “gated resistor”
that turns off by pinch-off when gate voltage is applied,
avoids the difficulty and high thermal budget of fabricating
ultrashallow junctions as in standard metal oxide semicon-
ductor FETs MOSFETs at nanometer length scales.5,6
Moreover, previous semiclassical simulations indicate it has
better short-channel characteristics than comparable trigate
MOSFETs.6
In this letter, we continue our previous efforts7,8 to un-
derstand transport in Si nanowires by simulating an atomic-
scale device with a gating field and calculating its I-Vds
characteristics. Calculations of the response of doped junc-
tionless silicon nanowire SiNW transistors to source-drain
bias, Vds, and gate voltage, Vg, are presented. By employing
a first-principles approach for the electronic structure at
small bias, our simulations provide a proof-of-concept, ap-
plying to devices both thinner and shorter than those cur-
rently achievable in the laboratory5 or by effective-mass
calculation.6 At such small scales, standard two-junction
transistor designs are difficult to fabricate, and because of
dopant de-localization, as we will discuss may not be physi-
cally possible. Most importantly, we find the junctionless
transistor device concept works at scales as small as wire
diameter of 1 nm and gate length of 3 nm.
A typical structure of our simulated junctionless SiNW
transistors is shown in Fig. 1. As the name implies, these
devices are uniformly doped throughout the wire from a
macroscopic perspective. As shown, the SiNWs have a gate-
all-around GAA architecture. In the actual devices realized
experimentally,5 field effects from the work function of the
gate cause the device to turn off at Vg=0 V. But in principle,
a junctionless device is a “gated resistor” that is on at Vg
=0 V, as is the case in our simulations.
We used the 110-oriented hydrogenated Si nanowire
structures from previous work7 Fig. 1. The wire diameter is
2RNW=1.15 nm. We found the electronic structure and
Hamiltonian for all valence electrons in the doped SiNW
device self-consistently in a full quantum-mechanical treat-
ment using the density functional tight-binding9 code,
DFTB+. DFTB+ performs self-consistent electronic structure
calculations in a tight-binding framework using parameters
calculated from first-principles density functional theory
DFT.9 This enabled us to simulate 800 atoms in our su-
percells.
We simulated the gating field from a GAA structure by
using point charges the positions and charges of these are
held fixed within the electronic-structure calculation to rep-
resent the gate. We assembled the point charges in rings of
radius Rg=1.6 nm around the nanowire structure, typically
containing 100 point charges per ring and spaced about 1 Å
apart along the wire axis. We used a gate length Lg
=3.1 nm. This approach yields a discrete approximation to
the charge distribution of a gate with the required geometric
characteristics. The values of the point charges were fixed by
the desired gate voltage, Vg. To relate Vg to the gate charges,
we modeled the oxide surrounding the nanowires by a con-
tinuum with hafnium oxide dielectric constant, HfO2 =25.
To model doped nanowires, we inserted substitutional
dopant atoms into the SiNW lattice. We used Ga for a p-type
dopant, and As for n-type. Because of the relatively small
supercells amenable to first-principles calculations, we used
aElectronic mail: baruchf@alum.mit.edu.
FIG. 1. Color online a Geometry of junctionless GAA SiNW devices
simulated. b Cross section of Si nanowire structures simulated.
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very high doping concentrations N in the leads, typically N
=81020 cm−3, about ten times higher than in previous
semiclassical simulations.6 Nevertheless, this still gives just
seven dopant atoms to be distributed within the 800 atom
supercell.
We used the electronic temperature Te=300 K. How-
ever, due to the high N, we found the dopant band displays a
large curvature. Moreover, the Fermi levels and band struc-
tures in the leads were consistent with many free carriers,
EF − Ed  350 meV, 1
with Ed the edge of the dopant band. Taken together, these
facts mean a high density of free carriers independently of
whether the temperature is high enough for dopants to ion-
ize. This can be explained by modeling a dopant atom as a
hydrogenlike system with effective electron mass m and di-
electric constant  from Si.10 Then the typical localization
radius of the dopant electron or hole is
Rloc =
m
m
 a0, 2
with a0 the Bohr radius. Using m /m=0.15 for 110 SiNWs
from our calculations8 and the bulk value Si=11.7, we find
Rloc=4 nm, even at 0 K. This is to compare to a dopant
spacing of 1 nm along the wire.
To understand this behavior better, we studied the Mul-
liken populations for our doped and undoped SiNWs. Mul-
liken population analysis11 is a postprocessing step for
localized-basis calculations yielding a charge associated with
each atom. Figure 2 shows the Mulliken charge differences,
QiM	QiM −QiM,0, where i is an atom index, QiM is the Mul-
liken charge on atom i in the n-doped wire, and QiM,0 is the
Mulliken charge in the intrinsic wire. As shown in the figure,
the donated electron de-localizes around the dopant atom
with an exponential localization distance Rloc=1.5 nm for
the wave function, in rough agreement with Eq. 2. Further,
QiM differs from QiM,0 throughout our supercell, confirming
that at high N and in a thin nanowire, dopants do not have to
ionize to contribute to the channel’s “on” conductivity. Since
LgRloc, we predict that carriers are present in the channel
region even when there are no dopant atoms there. This be-
havior, quite generally, makes standard junctioned nanowire
transistors with small gate lengths difficult to achieve. By
contrast, de-localization should make the junctionless design
more robust against dopant fluctuations, a major design con-
cern at these scales.
The calculations of Rurali et al.12 show that dopant lev-
els are very deep in thin SiNWs, making isolated dopants
unlikely to ionize. However, for high N, this does not con-
tradict our findings of Eq. 1 and the surrounding discus-
sion. Furthermore, for n-doped 110 SiNWs of diameter
2RNW=1 nm, they found that a donated electron de-localizes
significantly along the wire axis, consistent with our results.
But for thicker wires, they found Rloc increasing from Rloc
=2 Å for 2RNW=1.5 nm to Rloc=2 nm in bulk. For slightly
thicker wires than the ones we model, localization could thus
pose a challenge.
For our transport calculations at fixed Vg, first we solved
the DFT Kohn–Sham equations under the influence of the
applied external gating potential as described above. This
yields the correct ground state charge distribution within the
channel in a self-consistent manner. Then, we computed the
linear response conductance by the Landauer formula. We
used our in-house transport code, TIMES Ref. 7 to solve for
the transmission function TE from Green’s functions for
the DFT Hamiltonians. This nonself-consistent approach is
valid as a linear response to Vds but captures some non-
Ohmic behavior because we integrate TE rather than
assume
13 that dT /dE1 /eVds.
Because the device we model is heavily doped, screen-
ing of the leads from the gate takes place over a short length
scale. Moreover, we include 1.9-nm-long contact regions on
each side between the gated region and the leads as part of
our atomic-scale simulation, so the leads are suitably
screened from the channel.
Figures 3 and 4 show the calculated I-Vds characteristics
for n- and p-type junctionless devices, respectively. Clearly,
these devices are on for Vg=0 V, and they turn off based on
a pinch-off principle when Vg causes a sufficiently large bar-
rier in the gating region. Short-channel effects are a serious
issue at these length scales, as tunneling across the Vg barrier
could undermine the device’s effectiveness. To mitigate
short-channel effects, a rule of thumb for GAA geometry
requires gate length1,2
Lg 2RNW,
a condition satisfied here by only a small margin.
FIG. 2. Color online Mulliken charge differences in units of e for
n-doped vs intrinsic Si nanowires as a function of position x along the wire
axis. Shown here is a donor at the origin.
FIG. 3. Color online Room temperature I-Vds characteristic for SiNW
junctionless transistor doped n-type by As atoms with dimensions shown in
Fig. 1.
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However, GAA geometries are well-known to have su-
perior gate control.14,2 Our results confirm this remains true
in the junctionless design even for gate lengths 3 nm, en-
abling the devices to turn off. This is our most important
finding.15
Nevertheless, our approximations limit our quantitative
description of short-channel effects. For example, our predic-
tion of the turnoff gate voltage Voff is an upper bound be-
cause of the lack of self-consistency in our non-equilibrium
Green’s function NEGF calculations and the limited super-
cell. Still, our calculations indicate a good subthreshold
slope, and much better than for other nanoscale device
designs.1,2
We found various effects of dopant positioning of rel-
evance to prospective device design. First, as already men-
tioned, carrier delocalization blurs the junction boundary
over a length scale Rloc comparable to the length Lg of the
channel itself. This makes the junctionless transistor more
robust against dopant fluctuations, while making a junc-
tioned channel difficult to achieve.
We also found that the positioning of the dopant in the
wire cross section makes a difference in the band structure of
the device. A periodic array of dopants near the SiNW sur-
face is found to create a dopant band that narrows the SiNW
band gap, which is ordinarily about twice the band gap of
bulk Si.7 This narrowing leads to a steeper I-Vds characteris-
tic.
We have performed transport simulations on junctionless
GAA SiNW devices of radius RNW=0.6 nm and gate length
Lg=3.1 nm. We predict that the junctionless transistor con-
tinues to work well at this scale, turning off with source-
drain leakage Ioff10−6Ion, and has good electrostatic control
and a good subthreshold characteristic. By contrast, standard
junctioned MOSFET designs are very difficult to fabricate at
this scale. And, more importantly, the distribution of charge
carriers around the dopant blurs the boundaries of a junction
over a distance comparable to the channel length, so junc-
tions at these scales would likely fail to keep carriers out of
the channel.
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FIG. 4. Color online Room temperature I-Vds characteristic for SiNW
junctionless transistor doped p-type by Ga atoms.
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